Placement techniques for the physical synthesis of nanometer-scale integrated circuits